# Basic Building Blocks Lecture 5 

New Trends in FPGAs' Architecture Embedded Units in FPGAs

## Embedding in FPGAs

- FPGA with PowerPC, MicroBlaze, Ethernet MAC and other embedded interfaces



# Embedded Arithmetic Units in FPGAs 

## (a) DSP48 in Virtex ${ }^{\mathrm{TM}}-4$ FPGA (Derived from Xilinx documentation)



## (b)18x18 multiplier and adder in Altera FPGA



## 8x8 multiplier and 16-bit adder in Quick Logic FPGA



18x18 multiplier in Virtex-II, Virtex-II pro and Spartan ${ }^{\text {TM }}-3$ FPGA


## Instantiation of Embedded Blocks

- ISE-provided template
// MULT18X18: $18 \times 18$ signed asynchronous multiplier
// Virtex-II/II-Pro, Spartan-3
// Xilinx HDL Language Template, version 9.1i
MULT18X18 MULT18X18_inst (
.P(P), // 36-bit multiplier output
.A(A), // 18-bit multiplier input
. $B(B) / / 18$-bit multiplier input);
// End of MULT18X18_inst instantiation


## Embedded Multipliers

- Automatic instantiation

$$
\begin{aligned}
& w[n]=a_{1} w[n-1]+a_{2} w[n-2]+x[n] \\
& y[n]=b_{0} w[n]+b_{1} w[n-1]+b_{2} w[n-2]
\end{aligned}
$$

## Block diagram of a $2^{\text {nd }}$ Order IIR filter in Direct Form II Realization



## RTL schematic generated by Xilinx's Integrated Software Environment


(b)

Synthesis of the design on Spartan ${ }^{\text {TM }}$-3 FPGA, the multiplication and addition operations are mapped on DSP48 Multiply Accumulate (MAC) embedded blocks

| Selected Device : 3s400pq208-5 |  |  |  |
| :---: | :---: | :---: | :---: |
| Minimum period: 10.917ns (Maximum Frequency: 91.597 MHz ) |  |  |  |
| Number of Slices: | 58 out of | 3584 | 1\% |
| Number of Slice Flip Flops: | 32 out of | 7168 | 0\% |
| Number of 4 input LUTs: | 109 out of | 7168 | 1\% |
| Number of IOs: | 50 |  |  |
| Number of bonded IOBs: | 50 out of | 141 | 35\% |
| Number of MULT18X18s: | 5 out of | 16 | 31\% |
| Number of GCLKs: | 1 out of | 8 | 12\% |

RTL schematic generated by Xilinx ISE for Virtex ${ }^{\text {TM }} 4$ target device . The multiplication and addition operations are mapped on DSP48 multiply accumulate (MAC) embeded blocks

(d)
module iir(xn, clk, rst, yn);
// $x[n]$ is in Q1.15 format input signed [15:0] xn;
input clk, rst;
// y[n] is in Q2.30 format
output signed [31:0] yn;
// Full precision w[n] in Q2.30 format wire signed [31:0] wfn;
// Quantized w[n] in Q1.15 format wire signed [15:0] wn;
// w[n-1]and w[n-2] in Q1.15 format
reg signed [15:0] wn_1, wn_2;
// all the coefficients are in Q1.15 format
wire signed [15:0] b0 = 16'ha7b0;
wire signed [15:0] b1 = 16'hf2b2;
wire signed [15:0] b2 = 16'h7610;
wire signed [15:0] a1 = 16'h5720;
wire signed [15:0] a2 = 16'h1270;
// w[n] in Q2.30 format with one redundant sign bit assign wfn = wn_1*a1+wn_2*a2;
/* through away redundant sign bit and keeping
16 MSB and adding x[n] to get w[n] in Q1.15 format */
assign $w n=w f n[30: 15]+x n ;$
// computing y[n] in Q2.30 format with one redundant sign bit assign $\mathrm{yn}=\mathrm{b0}$ * $\mathrm{wn}+\mathrm{b} 1^{*} \mathrm{wn} \_1+\mathrm{b} 2^{*} \mathrm{wn} \_2$;
always @(posedge clk or posedge rst)
begin

```
if(rst)
begin
                    wn_1 <= 0;
    wn_2 <=0;
end
else
begin
    wn_1 <= wn;
    wn_2 <= wn_1;
end
```

End

Endmodule

## An 8-tap Direct Form (DF)-I FIR filter



## Example of Optimized Mapping



## Contd...

// Constants, filter is designed using Matlab FDATool, all coeffs are in Q1. 15 format parameter signed [15:0] b0 = 16'b1101110110111011; parameter signed [15:0] b1 = 16'b1110101010001110; parameter signed [15:0] b2 = 16'b0011001111011011; parameter signed [15:0] b3 = 16'b0110100000001000; parameter signed [15:0] b4 = 16'b0110100000001000; parameter signed [15:0] b5 = 16'b0011001111011011; parameter signed [15:0] b6 = 16'b1110101010001110; parameter signed [15:0] b7 = 16'b1101110110111011;
reg signed [15:0] xn [0:7]; // input sample delay line
wire signed [39:0] yn; // Q8.32
// Block Statements
always @(posedge clk)
Begin
xn[0] <= data_in;
$x n[1]<=x n[0]$;
xn[2] <= xn[1];
$\mathrm{xn}[3]<=\mathrm{xn}[2]$;
$\mathrm{xn}[4]$ <= $\mathrm{xn}[3]$;

## Contd...

```
    xn[5] <= xn[4];
    xn[6] <= xn[5];
    xn[7] <= xn[6];
    data_out <= yn[30:15]; // bring the output back in Q1.15 format
    end
    assign yn = xn[0] * b0 + xn[1] * b1 + xn[2] * b2 +
        xn[3] * b3 + xn[4] * b4 + xn[5] * b5 +
        xn[6] * b6 + xn[7] * b7;
    endmodule // fir_filter
```

Synthesis reports: (a) ) Eight $18 \times 18$-bit embedded multipliers and seven adders from generic logic blocks are used on a Spartan ${ }^{\mathrm{TM}}$-3 family of FPGA

```
Selected device : 3s200pq208-5
Minimum period: 23.290 ns
(Maximum frequency: 42.936 MHz)
```

| Number of slices: | 185 out of 1920 | $9 \%$ |  |
| :--- | :---: | :---: | :---: | :---: |
| Number of Slice Flip Flops: | 144 out of | 3840 | $3 \%$ |
| Number of 4 input LUTs: | 217 out of | 3840 | $5 \%$ |
| Number of IOs: | 33 |  |  |
| Number of bonded IOBs: | 33 out of | 141 | $23 \%$ |
| Number of MULT18X18s: | 8 out of | 12 | $66 \%$ |
| Number of GCLKs: | 1 out of | 8 | $12 \%$ |

(a)

## (b) Eight DSP48 embedded blocks are used once mapped on a Vertix-4 family of

 FPGASelected device : 4vlx15sf363-12
Selected device : 4vlx15sf363-12
Minimum period: 16.958 ns
Minimum period: 16.958 ns
(Maximum frequency: 58.969 MHz)
(Maximum frequency: 58.969 MHz)

| Number of Slices: | 9 out of 6144 | $0 \%$ |  |
| :--- | :--- | :--- | :--- |
| Number of Slice Flip Flops: | 16 out of 12288 | $0 \%$ |  |
| Number of IOs: | 33 |  |  |
| Number of bonded IOBs: | 33 out of | 240 | $13 \%$ |
| Number of GCLKs: | 1 out of | 32 | $3 \%$ |
| Number of DSP48s: | 8 out of | 32 | $25 \%$ |

(b)

## Optimized Mapping



## Optimized Mapping

## Selected Device : 4vlx15sf363-12 <br> Minimum period: 1.891ns (Maximum Frequency: 528.821 MHz )

Number of Slices:
Number of Slice Flip
Flops:
Number of IOs:
Number of bonded IOBs:

Number of GCLKs:
Number of DSP48s:

9 out of 6144
0\%
16 out of 12288 0\%

33 out of
240

1 out of 32
8 out of 32
$3 \%$
13\%

25\%
module fir_filter_pipeline (
input clk;
input signed [15:0] data_in; //Q1.15
output signed [15:0] data_out; //Q1.15
// Constants, filter is designed using Matlab FDATool, all coeffs are in Q1.15 format
parameter signed [15:0] b0 = 16'b1101110110111011;
parameter signed [15:0] b1 = 16'b1110101010001110;
parameter signed [15:0] b2 = 16'b0011001111011011;
parameter signed [15:0] b3 = 16'b0110100000001000;
parameter signed [15:0] b4 = 16'b0110100000001000;
parameter signed [15:0] b5 = 16'b0011001111011011;
parameter signed [15:0] b6 = 16'b1110101010001110;
parameter signed [15:0] b7 = 16'b1101110110111011;
reg signed [15:0] xn [0:13] ; // one stage pipelined input sample delay line
reg signed [32:0] prod [0:7]; // pipeline product registers in Q2.30 format
wire signed [39:0] yn; // Q10.30
reg signed [39:0] mac [0:7]; // pipelined mac registers in Q10.30 format
integer i;
always @( posedge clk)
begin

```
xn[0] <= data_in;
        for (i=0; i<13; i=i+1)
            xn[i+1]=x[i];
    data_out <= yn[30:14]; // bring the output back in Q1.15 format
    end
    always @( posedge clk)
    begin
    prod[0] <= xn[0] * b0;
    prod[1] <= xn[2] * b1;
    prod[2] <= xn[4] * b2;
    prod[3] <= xn[6] * b3;
    prod[4] <= xn[8] * b4;
    prod[5] <= xn[10] * b5;
    prod[6] <= xn[12] * b6;
    prod[7] <= xn[14] * b7;
end
always @(posedge clk)
begin
            mac[0] <= prod[0];
            for (i=0; i<7; i=i+1)
                mac[i+1] <= mac[i]+prod[i+1];
```

end
assign yn = mac[7];

## Carry Chain Logic in FPGAs

$$
\begin{gathered}
c_{i+1}=g_{i}+p_{i} c_{i} \\
p_{i}=a_{i}+b_{i} \\
g_{i}=a_{i} b_{i}
\end{gathered}
$$

Fast Carry Logic in Vertix ${ }^{\text {TM-II }}$ pro FPGA Slice


## Fast Carry Logic



## Fast Carry Chain



# Parallel multiplier architecture 

## Designing Customized Multipliers

## Adders

- Used in addition, subtraction, multiplication and division
- Speed of a signal processing or communication system ASIC depends heavily on these functional units


## Half Adder using Data Flow modeling

module HALF_ADDER(ai, bi, si, cout);
input ai, bi; output si, cout;
// data flow modeling
assign $\{c o u t, s i\}=a i+b i ;$
endmodule

## Half Adder using Data Flow modeling



$$
\begin{gathered}
C_{i}=a_{i} b_{i} \\
S_{i}=a_{i} \oplus b_{i}
\end{gathered}
$$

## Full Adder

| Truth Table |  |  |  |
| :---: | :---: | :---: | :---: |
| X | y |  |  |
| 0 | 0 | 0 | 0 |
| 0 | 0 |  | 1 |
| 0 | 1 |  | 1 |
|  | 1 |  | 0 |
|  | 0 |  | 1 |
|  | 0 |  | 0 |
|  | 1 |  | 0 |
|  | 1 |  |  |

## Full Adder



## Gate-level design options for a full adder


(a)
(b)

## Contd ...


(c)
(d)

## Full Adder: Implementation in Verilog

module FULL_ADDER(ai,bi,cin,si,cout);

```
input ai,bi;
input cin;
output si,cout;
wire SiHA1,CoutHA1,CoutHA2;
```

HALF_ADDER HA1(ai,bi,SiHA1,CoutHA1); // instance HA1
HALF_ADDER HA2(SiHA1,cin,si,Cout); //instance HA2
Or (cout,CoutHA1,CoutHA2); // using or gate primitive
endmodule

## Full Adder Using Data Flow Modeling

## module FULL_ADDER(ai,bi,cin,si,cout);

```
input ai,bi;
input cin;
output si,cout;
```

// through data flow level of abstraction
assign $\{$ cout,si\} $=\mathbf{a i}+\mathbf{b i}+\mathbf{c i n} ;$
endmodule

## Full Adder Using Data Flow Modeling

module FULL_ADDER(ai,bi,cin,si,cout);
input ai,bi;
input cin;
output si,cout;
// through data flow level of abstraction
assign $\{c o u t, s i\}=a i+b i+c i n ;$
endmodule

## Ripple Carry Adder


module ripple_carry_adder \#(parameter W=16)

| (input | clk, |
| :--- | :---: |
| input | $[\mathrm{W}-1: 0] \mathrm{a}, \mathrm{b}$, |
| input | cin, |
| output reg $[\mathrm{W}-1: 0]$ s_r, |  |
| output reg cout_r); |  |

wire [W-1:0] s;
wire cout;
reg [W-1:0] a_r, b_r;
reg cin_r;
assign $\{$ cout,s $\}=a \_r+b \_r+c i n \_r ;$
always@(posedge clk) begin

$$
a \_r<=a ;
$$

b_r<=b;
cin_r<=cin;

$$
\mathrm{s} \_r<=s ;
$$

cout_r<= cout;
end

## RCA: Dataflow modeling

Six bit ripple carry adder through data flow modeling

## // SIX BIT FULL ADDER ;

module fulladder_6bit(s,cout,a,b,cin);

```
output cout;
output [5:0] s;
input [5:0] a,b;
input cin;
reg [5:0] s,c;
reg cout;
always@(a or b or cin)
begin
    {c[0],s[0]}= a[0] + b[0] + cin;
    for(i=1;i<6; i=i+1)
        {c[i],s[i]}=a[i] + b[i] + c[i-1]; // through data flow modeling.
    cout = c[5];
end
endmodule
```


## Important Observation

- Do we have to wait for the carry to show up to begin doing useful work?
- We do have to know the carry to get the right answer.
- But, it can only take on two values


## Non-uniform Group 12-Bit Carry Select Adder

- Three partitions of 3-bits, 4-bits, 5 -bits are made
- The cout of the first block is ready earlier making it faster in functionality than the uniform group 12- bit carry select adder
- So non-uniform group carry select adder is faster than the uniform group carry select adder


## Carry Generate and Propagate Logic

$$
\begin{aligned}
& g_{i}=a_{i} b_{i} \\
& p_{i}=a_{i} \oplus b_{i} \\
& c_{i+1}=g_{i}+p_{i} c_{i} \\
& s_{i}=c_{i} \oplus p_{i}
\end{aligned}
$$

## Group Carry and Group Propagate

$$
\begin{aligned}
& c_{1}=g_{0}+p_{0} c_{0} \\
& \begin{array}{c}
c_{2}=g_{1}+p_{1} c_{1} \\
\quad=g_{1}+p_{1} \boldsymbol{\varrho}_{0}+p_{0} c_{0} \\
\quad=g_{1}+p_{1} g_{0}+p_{0} p_{1} c_{0} \\
c_{3}=g_{2}+p_{2} g_{1}+p_{2} p_{1} g_{0}+p_{2} p_{1} p_{0} c_{0} \\
c_{4}=g_{3}+p_{3} g_{2}+p_{3} p_{2} g_{1}+p_{3} p_{2} p_{1} g_{0}+p_{3} p_{2} p_{1} p_{0} c_{0} \\
\text { let } G_{0}=g_{3}+p_{3} g_{2}+p_{3} p_{2} g_{1}+p_{3} p_{2} p_{1} g_{0} \\
\text { and } P_{0}=p_{3} p_{2} p_{1} p_{0} \\
\text { we can write } c_{4}=G_{0}+P_{0} c_{0}
\end{array}
\end{aligned}
$$

## CLA logic for computing carries in two-Gate delay time


(a)

(b)

## A 16-bit carry look-ahead adder using two levels of CLA logic



A 64-bit carry look-ahead adder using three levels of CLA logic


## A 12-bit Hybrid Ripple Carry and Carry Look-ahead Adder



## Binary Carry Look-ahead Adder (BCLA)

$g_{i=} a_{i} b_{i}$
$p_{i=} a_{i} \oplus b_{i}$
and
$\left(G_{i}, P_{i}\right)=\left(g_{i}, p_{i}\right) \bullet\left(g_{i-1}, p_{i-1}\right) \bullet \ldots\left(g_{i}, p_{i}\right) \bullet\left(g_{0}, p_{0}\right)$
Eq1

Andthe problemcan be recursively solvedas
$\left(G_{0}, P_{0}\right)=\left(g_{0}, p_{0}\right)$
for $i=1$ to $N-1$
$\left(G_{i}, P_{i}\right)=\left(g_{i}, p_{i}\right) \bullet\left(G_{i-1}, P_{i-1}\right)$
$c_{i}=G_{i}+P_{i} c_{0}$
end
Wherethe dotoperatore is givenas:

$$
\left(G_{i}, P_{i}\right)=\left(g_{i}, p_{i}\right) \bullet\left(G_{i-1}, P_{i-1}\right)=\left(G_{i-1}+p_{i} G_{i-1,} p_{i} P_{i-1}\right)
$$

## Binary carry look-ahead adder Serial Implementation


module BinaryCarryLookaheadAdder
\# (parameter N = 16)
(input [N-1:0] a,b,
input c_in,
output reg [ $\mathrm{N}-1: 0]$ sum,
output reg c_out);
reg [N-1:0] p, g, P, G;
reg [N:0] c;
integer i;
always@(*)

## begin

for $(i=0 ; i<N ; i=i+1)$
begin
//generate all ps and gs
$p[i]=a[i] \wedge b[i] ;$
$\mathrm{g}[\mathrm{i}]=\mathrm{a}[\mathrm{i}] \& \mathrm{~b}[\mathrm{i}] ;$
end

## End

$\qquad$

## Brent-Kung adder



## Ladner-Fischer parallel prefix adder



Kogge-Stone parallel prefix adder


Han-Carlson parallel prefix adder


## Regular layout of an 8-bit Brent-Kung Adder



## Carry Skip Adder

- If any group generates a carry, it passes it to the next group
- In case the group does not generate its own carry then it simply bypasses the carry from the previous block to its next block
$P_{i}=p_{i} p_{i}+1 p_{i}+2 \ldots p_{i}+k-1$
$p_{i}=a_{i} \oplus b_{i}$


## A 16-bit equal-group carry skip adder



## Conditional Sum Adder

- The process that led to the two-level carry select adder can be continued...
- A logarithmic time conditional-sum adder results if we proceed to the extreme:
- single bit adders at the top
- A conditional-sum adder is actually a (log2 $k$ )-level carry-select adder
- Implemented in multiple levels
- Built using Conditional Cells (CC) and MUX(s)


## Principle

- The conditional cell generates a pair of sum and carry bits i at each bit position (sio, cio,si1,ci1)
- One pair assumes carry_in of one (si1, ci1) and the other assumes a carry_in of zero (sio, cio)
- The correct sums and carries are then selected using a tree of multiplexers
- All level one bits are paired up
- The sum and carry of the next bit position, brought down to level 2 are selected by the least significant carry
- This continues until all the sums and carries are resolved in the last level


## Example

$$
\begin{aligned}
& s 0_{i}=a_{i} \oplus b_{i} \\
& s 1_{i}=a_{i} \sim \oplus b_{i} \\
& c 0_{i}=a_{i} b_{i} \\
& c 1_{i}=a_{i}+b_{i}
\end{aligned}
$$

## Conditional Cell (CC)



## Addition of three bit numbers using a conditional sum adder

(Here we are assuming actual $\mathrm{c}_{\text {in }}=0$ )


## Example: Conditional Sum Adder



## A 16-bit Conditional Sum Adder



## Hybrid Adder Designed

- Hybrids are obtained by combining elements of:
- Ripple-carry adders
- Carry-lookahead (generate-propagate) adders
- Carry-skip adders
- Carry-select adders
- Conditional-sum adders
- You can obtain adders with
- higher performance
- greater cost-effectiveness
- lower power consumption


## Example

$$
\begin{aligned}
& s 0_{i}=a_{i} \oplus b_{i} \\
& s 1_{i}=a_{i} \sim \oplus b_{i} \\
& c 0_{i}=a_{i} b_{i} \\
& c 1_{i}=a_{i}+b_{i}
\end{aligned}
$$

## A 16 -bit uniform-groups carry select adder



## Hierarchical CSA



# Barrel Shifter 

(a) Design of a logic shifter for an 8-bit Operand (b) Design of logic and arithmetic shifter for an 8-bit signed operand


## Design of a Barrel Shifter performing shifts in multiple stages (a)

## Single cycle design


(a)

## Design of a Barrel Shifter performing shifts in multiple (b) <br> Pipelined design


(b)

## Carry Save Adders and Compressors

## Carry Save Addition saves the carry at next bit location

- The CSA does not ripple any carry
- It has a delay of one FA
- The concept of CSA is effective in designing partial products compression/ reduction logic

| a 0 | $=$ |  | 0 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| a 1 | $=$ |  | 0 | 1 | 0 | 1 | 0 | 1 |
| a 2 | $=$ |  | 1 | 1 | 1 | 1 | 0 | 1 |
| s | $=$ |  | 1 | 0 | 0 | 0 | 1 | 1 |
| c | $=$ | 0 | 1 | 1 | 1 | 0 | 1 |  |



## Dots are used to represent each bit of the partial product

- Dot notation facilitates description of different reduction schemes
- Dots are used to represent each bit of the partial product



# Parallel multiplier architecture 

## Designing Customized Multipliers

## Three components of a multiplier

- N-bit inputs operands
- Partial Product Array Generation = N shifted binary numbers
- Partial Product Array Reduction= reduction to 2 binary numbers
- Final addition = 2N-bit final product


## Three components of a multiplier



## Partial Product Generation for a $6 \times 6$ Multiplier



## Partial Product Generation Verilog Code

```
module multiplier (
input [5:0] a,b,
output [11:0] prod);
integer i;
reg [5:0] pp [0:5]; // 6 partial products
always@*
begin
    for(i=0; i<6; i=i+1)
    begin
        pp[i] = b & {6{a[i]}};
    end
end
assign prod = pp[0]+{pp[1],1'b0}+{pp[2],2'b0}
    +{pp[3],3'b0}+{pp[4],4'b0}+{pp[5],5'b0};
endmodule
```


## Reducing number of dots in a column



- Three dots are shown
- Each symbolizes a partial product
- Using FA reduces these to two bits
- One has the weight of $2^{0}$ (sum)
- The other has the weight of $2^{1}$ (carry)
- This type of reduction is known as 3 to 2 reduction or carry saves reduction
- The two dots are reduced to 2 using a HA


## Partial Products Reduction Schemes

- Carry Save Reduction Scheme
- Dual Carry Save Reduction Scheme
- Wallace Tree Reduction Scheme
- Dadda Tree Reduction Scheme


## 12x12 Carry Save Reduction Scheme

- Considers three rows at a time
- Take first three rows use CSA to reduce them to two
- Iteratively take two layers from previous reduction and a new from PP layer and reduce them to two using a CSA
- Finally produces two layers
- Also produces free product bits
- The two layers are added using any CPA


## PP reduction for a $12 \times 12$ Multiplier using Carry Save Reduction Scheme


-
$\cdots \cdots \cdots \cdots \cdots \cdots \cdots$
$\cdots \cdot 0 \cdot 0 \cdot$

Free product bits
rows that need carry

## Carry Save Reduction Scheme Layout for a 6x6 Multiplier



## Dual Carry Save Reduction

- The partial products are divided into 2 equal size groups
- The carry save reduction scheme is applied on both the groups simultaneously
- This results into two partial product layers in each group
- The four layers are then reduced using Carry Save Reduction
- The last two layers are added using any CPA


## Wallace Tree Multipliers

- One of the most commonly used multiplier architecture
- It is log time array multiplier
- The number of adder levels increases logarithmically as the partial product rows increase


## Wallace Tree Multipliers

- Make group of threes and apply CSA reduction in parallel
- Each CSA layer produces two rows
- These rows then, with other rows from other partial product groups, form a new reduced matrix
- Iteratively apply Wallace reduction on the new generated matrix
- This process continues until only two rows are left
- The final rows are added together for the final product


## Wallace Reduction Tree applied on 12 PPs



Wallace Reduction layout for a $6 \times 6$ array of PPs


## Dada Reduction uses the Wallace Reduction Table

## Adder Levels in Wallace Tree Reduction Scheme

Number of partial
Products
3
4
$5 \leq n \leq 6$
$7 \leq n \leq 9$
$10 \leq n \leq 13$
$14 \leq n \leq 19$
$20 \leq n \leq 28$
$29 \leq n \leq 42$
$43 \leq n \leq 63$

Levels
1
2
3
4
5
6
7
8
9

## Dada Reduction

- Minimizes the number of HAs and FAs
- Reduction considers each column separately
- Reduces the number of dots in each column to the maximum number of layers in the next level in Wallace Reduction Table

Dadda reduction levels for reducing eight PPs to two


## A Decomposed Multiplier

- Four Multipliers of size NxN can be combined to make a $2 \mathrm{~N} x$ 2N multiplier

$$
\begin{aligned}
& \left(a_{L}+2^{8} a_{H}\right) \times\left(b_{L}+2^{8} b_{H}\right) \\
= & \left(a_{L} \times b_{L}+a_{L} b_{H} 2^{8}+a_{H} b_{L} 2^{8}+a_{H} b_{H} 2^{16}\right.
\end{aligned}
$$

A 16x16 bit Multiplier decomposed into four $8 \times 8$ multipliers

| $a_{L} \times b_{L}$ 16-Bits |  |  |
| :--- | :--- | :--- |
|  | $a_{L} \times b_{H}$ 16-Bits |  |
| $a_{H} \times b_{L}$ 16-Bits |  |  |
| $a_{H} \times b_{H}$ 16-Bits |  |  |
| $32-$-Bits |  |  |

The results of these multipliers are appropriately added to get the final product


## Optimized Compressors


(a)

Candidate implementation of 4:2 compressor

(b)

Concatenation of 4:2 compression to create wider tiles

## Contd...



## Single- and Multiple-column Counters

- A 6:3 counter reducing six layers of multiple operands to three
- A 6:3 counter is mapped on three 6-input LUTs



## Counters compressing a $15 \times 15$ matrix

- 15:4, 4:3 and $3: 2$ counters working in cascade to compress a $15 \times 15$ matrix


A (3,4,5:5) GPC compressing three columns with 3,4 , and 5 bits to 5 bits in different columns


Compressor Tree Synthesis using compression of two columns of 5 bits each into 4 bit $(5,5 ; 4)$ GPCs

- Two columns of 5 bits each results into 4-bit
- This GPC is represented as $(5,5 ; 4)$


Compressor tree mapping by (a) 3:2 counters (b) and a ( 3,3 ; 4) GPC


## Two’s Complement Signed Multiplier

- The sign bit in 2's complement representation plays a critical role in signed multiplier

$$
\begin{gathered}
x=-x_{n-1} 2^{N-1}+\sum_{i=0}^{N-2} x_{i} 2^{i} \\
P P[i]=\left(a_{i} 2^{i}\right)\left(-b_{n-1} 2^{N_{2}-1}+\sum_{i=0}^{N_{2}-2} b_{i} 2^{i}\right) \text { for } i=0,1, \ldots, N_{1}-2 \\
P P\left[N_{1}-1\right]=\left(-a_{N_{1-1}} 2^{N_{1}-1}\right)\left(-b_{n-1} 2^{N_{2}-1}+\sum_{i=0}^{N_{2}-2} b_{i} 2^{i}\right)
\end{gathered}
$$

## Optimized GPC for FPGA Implementation

- FGPAs are best suited for counters and GPC-based compression trees
- LUTs in many FPGAs come in groups of two with shared 6-bit input
- A GPC ( 3,$3 ; 4$ ) best utilize 6-LUT-based FPGAs


(a)

An Altera FPGA Adaptive Logic Module (ALM ) contains two 6 -LUTs with shared inputs, 6 inputs, 3 outputs GPC has $3 / 4$ logic utilization

A 6 inputs, 4 outputs GPC has full logic utilization.

## Showing $4 \times 4$-bit signed by signed multiplication

- To cater for the sign bit
- The sign bits of the first three PPs are extended
- Two's complement of the last PP is taken
- HW implementation results in additional logic



## Sign - extension Elimination


(b)

## Sign-Extension Elimination and CV Formulation for signed

 by signed Multiplication

## Multiplying two numbers, 0011 and 1101

- All the 1 s in red area are added to get CV
- The CV is 8'b0001_0000

(a)


## Contd...

- CV is simply added as one of PP
- In case of NxN multiplier, CV is always a 1 at $\mathrm{N}+1$ bit location

(b)


## Contd...

- The MSB of all the PPs except the last one are flipped and a 1 is added at the sign-bit location, and the number is extended by all 1 s
- For the last PP, the two's complement is computed
- Flip all the bits and adding 1 to the LSB position
- The MSB of the last PP is flipped again and 1 is added to this bit location for sign extension.
- All these 1 s are added to find a correction vector (CV)


## Application of the string property



Hence the number of $1(\mathrm{~s})$ has reduced from 14 to 6 . Both have the same value.

## Generation of four PPs

$$
\begin{array}{rrrr}
10 & 10 & 11 & 01 \\
-2 & +1 & -1 & 1
\end{array}
$$

| 11111111 | 10 | 10 | 11 | 01 |
| :--- | :--- | :--- | :--- | :--- |
| 0000001 | 01 | 00 | 11 |  |
| 11111010 | 11 | 01 |  |  |
| 00101001 | 1 |  |  |  |
| 00100101 | 01 | 00 | 10 | 01 |

## An $8 \times 8$ bit modified Booth recoder multiplier



## Pre-calculated part of the CV

$$
\begin{array}{lllll}
1 & 0 & 1 & 0 & 1 \\
1 & 1 & 1 & 1 & s
\end{array}
$$

$$
11 \mathrm{~s}
$$

$$
\begin{array}{llllll}
s & & & \\
\hline 0 & 1 & 0 & 1 & 1
\end{array}
$$

## Algorithm Transformations for CSA

$$
\begin{aligned}
& \text { sum1 }=\text { op } 1+\text { op } 2 ; \\
& \text { sum } 2=o p 3+o p 4 ; \\
& \text { if }(\text { sum1 }>\text { sum } 2) \\
& \text { sel }=0 ; \\
& \text { else } \\
& \text { sel }=1 ;
\end{aligned}
$$

To transform the logic for optimal use of compression tree the algorithm is modified as:

$$
\operatorname{sign}(o p 1+o p 2-(o p 3+o p 4))=\operatorname{sign}(o p 1+o p 2-o p 3-o p 4)
$$

## Example: Multi Operands addition

- Multiple operands addition should use compression tree
- Avoid multiple instantiations of CPA
- The example adds Q1.5, Q5.3, Q4.7, and Q6.6 format sign numbers
- Compute CV using sign extension elimination technique
- Add it as $5^{\text {th }}$ partial product
- Compress using dadda tree
- The last two rows can be added using any CPA

Example illustrating use of compression tree in multi-operand addition


## Algorithm Transformations for CSA

- Multi operands addition should use compression tree and one CPA

(a) FSFG with multi operand addition

(b) Modified FSFG reducing three operands to two


## Compression tree replacement for an Add Compare and Select Operation

- In many applications multi operands addition is hidden and can be extracted
- This example performs an Add-Compare-Select operation
- The operation requires three CPAs
- The statements can be transformed to exploit compression tree


Transforming the add and multiply operations to use one CPA and a compression tree

- Apply distributive property of multiplication
- Generate PPs for the two multiplications
- Use one compression tree to reduce all PPs to two layers
- Use one CPA to add these two layers

$$
\text { op1 } \times(\mathrm{op} 2+\mathrm{op} 3)=\mathrm{op} 1 \times \mathrm{op} 2+\mathrm{op} 1 \times \text { op3 }
$$



Transformation to use compression trees and single CPA to implement a cascade of multiplication operations


## String Property

- 7=111=8-1=1001
- $31=11111=32-1$

Or $1000 \overline{0} 1=32-1=31$

- Replace string of 1s in multiplier with
- In a string when ever we have the least significant 1, we put a bar on it
- We go to the end of the string
- We replace all the 1(s) with 0
- We put a 1 where the string ends
- Instead of multiplying with a single bit
- We multiply with two bits hence making the partial products half in No.


## Booth Recoding Basic Idea



For these two bits Booth's algorithm restricts the value to be $(-2,-1,0$, $+1,+2$ )
+2 means Shift left A by one
+1 means Copy A in the answer
0 means copy all 0's
-1 means 2's complement and then copy
-2 means 2's complement and then shift left

## Booth's Algorithm

- Form pairs using string property

- Use the MSB of the previous group to check for the string property on the pair, use 0 for the first pair

As the string property is applied on three bits, there are following eight possibilities:

| $2^{1}=2$ | $2^{0}=1$ |  |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 0 | -2 |
| 1 | 0 | 1 | -1 |
| 1 | 1 | 0 | -1 |
| 1 | 1 | 1 | 0 |

